


JV50-PU Block Diagram

Project code: 91.4CH01.001
PCB P/N : 48.4C901.001
REVISION :08252- -SB



SYSTEM DC/DC	
ISL62392HR	46
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A)
	3D3V_S5 (6A)

SYSTEM DC/DC	
TPS51124	47
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (7.5A)
	1D2V_S0 (4A)

SYSTEM DC/DC	
RT8202	49
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (11A)

RT9025	49
5V_S5	1D1V_M92


RT9161	49
3D3V_S0	2D5V_S0 (200mA)

G957	49
3D3V_S0	1D5V_S0 (1A)

G9161	49
3D3V_S5	1D2V_S5 (400mA)

CHARGER	
MAX8731	50
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA

CPU DC/DC	
ISL6265HR	45
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A
	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



<http://hobi-elektronika.net>

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3	Document Number: JV50-PU	Rev: SB
Date: Friday, December 19, 2008	Sheet: 1 of 61	



<Core Design>









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title




USB/PCIE Routing

Size	Document Number	Rev
A3	JV50-PU	SB
Date: Friday, December 19, 2008	Sheet 2 of	61



SEL_27	REF2	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA	REF1	0*	100MHz differential spreading SRC clock
SEL_SATA	REF2	0*	100MHz differential spreading SRC clock
SEL_HTT66	REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66	REF1	0*	100MHz differential HTT clock
SEL_HTT66	REF2	0*	100MHz differential HTT clock

CPU_CLK (200MHz)



Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

OSC 14M NB
RS780M 1.1V 158R/90.9R

<http://hobi-elektronika.net>

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CLKGEN ICS9LPRS480

Size

A3

Document Number

JV50-PU

Date

Friday, December 19, 2008

Rev


SB

Sheet

3

of

61




State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V



SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10040.471 3RD = 62.10040.501
SKT-BGA638H176

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU HT LINK I/F (1/4)		
Size	Document Number	Rev
A3	JV50-PU	SB
Date:	Friday, December 19, 2008	Sheet 4 of 61




For leverage S1g3, please reserve
300 ohm resistor pulldown to VSS

[illegible]

LAYOUT: Route FBCLKOUT_H/L differentially impedance 80




The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title				CPU_Control&Debug_(3/4)			
Size	Document Number					Rev	
A3	JV50-PU					S1	
Date:	Friday, December 19, 2008			Sheet	6	of	61
















































































































<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_Power_(4/4)		
Size A3	Document Number JV50-PU	Rev SB
Date: Friday, December 19, 2008	Sheet 7	of 61











PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



2008/12/11 Very Close to SB700




SB700
Part 2 of 5

SERIAL ATA



SATA PWR

HW MONITOR

SB700-1-GP-U1



Dummy CKG select




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		ATi-SB700 SATA-IDE (3/5)	
Size	Document Number	Rev	SB
A3	JV50-PU		
Date:	Friday, December 19, 2008	Sheet	13 of 61

<http://hobi-elektronika.net>

REQUIRED SYSTEM STRAPS



DEBUG STRAPS



PULL HIGH	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]


5,18 MEM_MA_ADD0>> 102 A0
5,18 MEM_MA_ADD1>> 101 A1
5,18 MEM_MA_ADD2>> 100 A2
5,18 MEM_MA_ADD3>> 99 A3
5,18 MEM_MA_ADD4>> 98 A4
5,18 MEM_MA_ADD5>> 97 A5
5,18 MEM_MA_ADD6>> 96 A6
5,18 MEM_MA_ADD7>> 95 A7
5,18 MEM_MA_ADD8>> 94 A8
5,18 MEM_MA_ADD9>> 93 A9
5,18 MEM_MA_ADD10>> 92 A10/AP
5,18 MEM_MA_ADD11>> 91 A11
5,18 MEM_MA_ADD12>> 90 A12
5,18 MEM_MA_ADD13>> 89 A13
5,18 MEM_MA_ADD14>> 88 A14
5,18 MEM_MA_ADD15>> 87 A15
5,18 MEM_MA_BANK0>> 107 BA0
5,18 MEM_MA_BANK1>> 106 BA1

5 MEM_MA_DATA0>> 5 DQ0
5 MEM_MA_DATA1>> 17 DQ1
5 MEM_MA_DATA2>> 19 DQ2
5 MEM_MA_DATA3>> 4 DQ3
5 MEM_MA_DATA4>> 14 DQ4
5 MEM_MA_DATA5>> 16 DQ5
5 MEM_MA_DATA6>> 23 DQ6
5 MEM_MA_DATA7>> 25 DQ7
5 MEM_MA_DATA8>> 35 DQ8
5 MEM_MA_DATA9>> 37 DQ9
5 MEM_MA_DATA10>> 20 DQ10
5 MEM_MA_DATA11>> 22 DQ11
5 MEM_MA_DATA12>> 36 DQ12
5 MEM_MA_DATA13>> 38 DQ13
5 MEM_MA_DATA14>> 43 DQ14
5 MEM_MA_DATA15>> 45 DQ15
5 MEM_MA_DATA16>> 55 DQ16
5 MEM_MA_DATA17>> 57 DQ17
5 MEM_MA_DATA18>> 44 DQ18
5 MEM_MA_DATA19>> 46 DQ19
5 MEM_MA_DATA20>> 58 DQ20
5 MEM_MA_DATA21>> 61 DQ21
5 MEM_MA_DATA22>> 63 DQ22
5 MEM_MA_DATA23>> 73 DQ23
5 MEM_MA_DATA24>> 75 DQ24
5 MEM_MA_DATA25>> 62 DQ25
5 MEM_MA_DATA26>> 64 DQ26
5 MEM_MA_DATA27>> 74 DQ27
5 MEM_MA_DATA28>> 76 DQ28
5 MEM_MA_DATA29>> 123 DQ29
5 MEM_MA_DATA30>> 125 DQ30
5 MEM_MA_DATA31>> 137 DQ31
5 MEM_MA_DATA32>> 139 DQ32
5 MEM_MA_DATA33>> 141 DQ33
5 MEM_MA_DATA34>> 143 DQ34
5 MEM_MA_DATA35>> 151 DQ35
5 MEM_MA_DATA36>> 153 DQ36
5 MEM_MA_DATA37>> 140 DQ37
5 MEM_MA_DATA38>> 142 DQ38
5 MEM_MA_DATA39>> 154 DQ39
5 MEM_MA_DATA40>> 156 DQ40
5 MEM_MA_DATA41>> 144 DQ41
5 MEM_MA_DATA42>> 146 DQ42
5 MEM_MA_DATA43>> 157 DQ43
5 MEM_MA_DATA44>> 159 DQ44
5 MEM_MA_DATA45>> 173 DQ45
5 MEM_MA_DATA46>> 175 DQ46
5 MEM_MA_DATA47>> 158 DQ47
5 MEM_MA_DATA48>> 160 DQ48
5 MEM_MA_DATA49>> 174 DQ49
5 MEM_MA_DATA50>> 176 DQ50
5 MEM_MA_DATA51>> 178 DQ51
5 MEM_MA_DATA52>> 181 DQ52
5 MEM_MA_DATA53>> 183 DQ53
5 MEM_MA_DATA54>> 185 DQ54
5 MEM_MA_DATA55>> 187 DQ55
5 MEM_MA_DATA56>> 189 DQ56
5 MEM_MA_DATA57>> 191 DQ57
5 MEM_MA_DATA58>> 193 DQ58
5 MEM_MA_DATA59>> 195 DQ59
5 MEM_MA_DATA60>> 197 DQ60
5 MEM_MA_DATA61>> 199 DQ61
5 MEM_MA_DATA62>> 201 DQ62
5 MEM_MA_DATA63>> 203 DQ63

5 MEM_MA_DQS0_N>> 11 DQS0#
5 MEM_MA_DQS1_N>> 29 DQS1#
5 MEM_MA_DQS2_N>> 49 DQS2#
5 MEM_MA_DQS3_N>> 68 DQS3#
5 MEM_MA_DQS4_N>> 122 DQS4#
5 MEM_MA_DQS5_N>> 146 DQS5#
5 MEM_MA_DQS6_N>> 167 DQS6#
5 MEM_MA_DQS7_N>> 186 DQS7#


5 MEM_MA_DQS0_P>> 13 DQS0#
5 MEM_MA_DQS1_P>> 31 DQS1#
5 MEM_MA_DQS2_P>> 51 DQS2#
5 MEM_MA_DQS3_P>> 70 DQS3#
5 MEM_MA_DQS4_P>> 131 DQS4#
5 MEM_MA_DQS5_P>> 148 DQS5#
5 MEM_MA_DQS6_P>> 169 DQS6#
5 MEM_MA_DQS7_P>> 188 DQS7#

5,18 MEM_MA0_ODT0>> 114 OTD0
5,18 MEM_MA0_ODT1>> 119 OTD1



ADIMM2

RAS#>> 108 MEM_MA_RAS# 5,18
WE#>> 109 MEM_MA_WE# 5,18
CAS#>> 113 MEM_MA_CAS# 5,18
CS0#>> 110 MEM_MA_CS#0 5,18
CS1#>> 115 MEM_MA_CS#1 5,18
CKE0>> 79 MEM_MA_CKE0 5,18
CKE1>> 80 MEM_MA_CKE1 5,18
CK0#>> 30 MEM_MA_CLK0_P 5
CK0#>> 32 MEM_MA_CLK0_N 5
CK1#>> 164 MEM_MA_CLK1_P 5
CK1#>> 166 MEM_MA_CLK1_N 5
DM0>> 10 MEM_MA_DM0 5
DM1>> 26 MEM_MA_DM1 5
DM2>> 52 MEM_MA_DM2 5
DM3>> 67 MEM_MA_DM3 5
DM4>> 130 MEM_MA_DM4 5
DM5>> 147 MEM_MA_DM5 5
DM6>> 170 MEM_MA_DM6 5
DM7>> 185 MEM_MA_DM7 5



VDDSPD>> 195 SMBD0_SB 3,12,17
SA0>> 197 SMBC0_SB 3,12,17
SA1>> 199
NC#50>> 50
NC#69>> 69
NC#83>> 83
NC#120>> 120
NC#163TEST>> 163

VDD>> 81
VDD>> 82
VDD>> 87
VDD>> 88
VDD>> 95
VDD>> 96
VDD>> 103
VDD>> 104
VDD>> 111
VDD>> 112
VDD>> 117
VDD>> 118

VSS>> 3
VSS>> 8
VSS>> 9
VSS>> 12
VSS>> 15
VSS>> 18
VSS>> 21
VSS>> 27
VSS>> 28
VSS>> 33
VSS>> 34
VSS>> 39
VSS>> 40
VSS>> 41
VSS>> 42
VSS>> 47
VSS>> 48
VSS>> 53
VSS>> 54
VSS>> 59
VSS>> 60
VSS>> 65
VSS>> 66
VSS>> 71
VSS>> 72
VSS>> 77
VSS>> 78


VSS>> 121
VSS>> 122
VSS>> 127
VSS>> 128
VSS>> 133
VSS>> 138
VSS>> 139
VSS>> 144
VSS>> 145
VSS>> 149
VSS>> 150
VSS>> 155
VSS>> 156
VSS>> 161
VSS>> 162
VSS>> 165
VSS>> 168
VSS>> 171
VSS>> 172
VSS>> 177
VSS>> 178
VSS>> 183
VSS>> 184
VSS>> 187
VSS>> 190
VSS>> 193
VSS>> 196
VSS>> 201

GND>> 201
MH2>> 202


GND>> 201
MH2>> 202



NORMAL TYPE



DDR_VREF



LAYOUT: Locate close to DIMM

2ND = 62.10017.A41

<http://hobi-elektronika.net>

LOW 5.2 mm

<Core Design>

5,18 MEM_MB_ADD0 >> 102 A0
5,18 MEM_MB_ADD1 >> 101 A1
5,18 MEM_MB_ADD2 >> 100 A2
5,18 MEM_MB_ADD3 >> 99 A3
5,18 MEM_MB_ADD4 >> 98 A4
5,18 MEM_MB_ADD5 >> 97 A5
5,18 MEM_MB_ADD6 >> 96 A6
5,18 MEM_MB_ADD7 >> 95 A7
5,18 MEM_MB_ADD8 >> 94 A8
5,18 MEM_MB_ADD9 >> 93 A9
5,18 MEM_MB_ADD10 >> 92 A10/AP
5,18 MEM_MB_ADD11 >> 91 A11
5,18 MEM_MB_ADD12 >> 90 A12
5,18 MEM_MB_ADD13 >> 89 A13
5,18 MEM_MB_ADD14 >> 88 A14
5,18 MEM_MB_ADD15 >> 87 A15


5,18 MEM_MB_BANK2 >> 107 BA0
5,18 MEM_MB_BANK0 >> 106 BA1
5,18 MEM_MB_BANK1 >> 105 BA2

5 MEM_MB_DATA0 >> 5 DQ0
5 MEM_MB_DATA1 >> 7 DQ1
5 MEM_MB_DATA2 >> 17 DQ2
5 MEM_MB_DATA3 >> 19 DQ3
5 MEM_MB_DATA4 >> 4 DQ4
5 MEM_MB_DATA5 >> 6 DQ5
5 MEM_MB_DATA6 >> 14 DQ6
5 MEM_MB_DATA7 >> 16 DQ7
5 MEM_MB_DATA8 >> 23 DQ8
5 MEM_MB_DATA9 >> 25 DQ9
5 MEM_MB_DATA10 >> 35 DQ10
5 MEM_MB_DATA11 >> 37 DQ11
5 MEM_MB_DATA12 >> 20 DQ12
5 MEM_MB_DATA13 >> 22 DQ13
5 MEM_MB_DATA14 >> 36 DQ14
5 MEM_MB_DATA15 >> 38 DQ15
5 MEM_MB_DATA16 >> 43 DQ16
5 MEM_MB_DATA17 >> 45 DQ17
5 MEM_MB_DATA18 >> 55 DQ18
5 MEM_MB_DATA19 >> 57 DQ19
5 MEM_MB_DATA20 >> 44 DQ20
5 MEM_MB_DATA21 >> 46 DQ21
5 MEM_MB_DATA22 >> 58 DQ22
5 MEM_MB_DATA23 >> 61 DQ23
5 MEM_MB_DATA24 >> 59 DQ24
5 MEM_MB_DATA25 >> 63 DQ25
5 MEM_MB_DATA26 >> 73 DQ26
5 MEM_MB_DATA27 >> 75 DQ27
5 MEM_MB_DATA28 >> 62 DQ28
5 MEM_MB_DATA29 >> 64 DQ29
5 MEM_MB_DATA30 >> 76 DQ30
5 MEM_MB_DATA31 >> 123 DQ31
5 MEM_MB_DATA32 >> 125 DQ32
5 MEM_MB_DATA33 >> 126 DQ33
5 MEM_MB_DATA34 >> 137 DQ34
5 MEM_MB_DATA35 >> 124 DQ35
5 MEM_MB_DATA36 >> 126 DQ36
5 MEM_MB_DATA37 >> 134 DQ37
5 MEM_MB_DATA38 >> 136 DQ38
5 MEM_MB_DATA39 >> 141 DQ39
5 MEM_MB_DATA40 >> 143 DQ40
5 MEM_MB_DATA41 >> 151 DQ41
5 MEM_MB_DATA42 >> 153 DQ42
5 MEM_MB_DATA43 >> 140 DQ43
5 MEM_MB_DATA44 >> 142 DQ44
5 MEM_MB_DATA45 >> 152 DQ45
5 MEM_MB_DATA46 >> 154 DQ46
5 MEM_MB_DATA47 >> 157 DQ47
5 MEM_MB_DATA48 >> 159 DQ48
5 MEM_MB_DATA49 >> 173 DQ49
5 MEM_MB_DATA50 >> 175 DQ50
5 MEM_MB_DATA51 >> 158 DQ51
5 MEM_MB_DATA52 >> 160 DQ52
5 MEM_MB_DATA53 >> 174 DQ53
5 MEM_MB_DATA54 >> 176 DQ54
5 MEM_MB_DATA55 >> 179 DQ55
5 MEM_MB_DATA56 >> 181 DQ56
5 MEM_MB_DATA57 >> 189 DQ57
5 MEM_MB_DATA58 >> 191 DQ58
5 MEM_MB_DATA59 >> 180 DQ59
5 MEM_MB_DATA60 >> 182 DQ60
5 MEM_MB_DATA61 >> 192 DQ61
5 MEM_MB_DATA62 >> 186 DQ62
5 MEM_MB_DATA63 >> 194 DQ63

5 MEM_MB_DQS0_N >> 110 DQS0#
5 MEM_MB_DQS1_N >> 29 DQS1#
5 MEM_MB_DQS2_N >> 49 DQS2#
5 MEM_MB_DQS3_N >> 68 DQS3#
5 MEM_MB_DQS4_N >> 129 DQS4#
5 MEM_MB_DQS5_N >> 146 DQS5#
5 MEM_MB_DQS6_N >> 167 DQS6#
5 MEM_MB_DQS7_N >> 186 DQS7#

5 MEM_MB_DQS0_P >> 13 DQS0#
5 MEM_MB_DQS1_P >> 31 DQS1#
5 MEM_MB_DQS2_P >> 51 DQS2#
5 MEM_MB_DQS3_P >> 70 DQS3#
5 MEM_MB_DQS4_P >> 131 DQS4#
5 MEM_MB_DQS5_P >> 148 DQS5#
5 MEM_MB_DQS6_P >> 169 DQS6#
5 MEM_MB_DQS7_P >> 188 DQS7#


5,18 MEM_MB_ODT0 >> 114 ODT0
5,18 MEM_MB_ODT1 >> 119 ODT1



Place C2.2uF and 0.1uF < 500mils from DDR connector

REVERSE TYPE

RAS# 108 A0
WE# 109 A1
CAS# 113 A2
CS0# 110 A3
CS1# 115 A4
CKE0 79 A5
CKE1 80 A6
CK0 30 A7
CK0# 32 A8
CK1 164 A9
CK1# 166 A10/AP
DM0 10 A11
DM1 26 A12
DM2 52 A13
DM3 130 A14
DM4 147 A15
DM5 170 A16/BA2
DM6 185 BA0
DM7 185 BA1




VDD 81
VDD 82
VDD 87
VDD 88
VDD 95
VDD 96
VDD 103
VDD 104
VDD 111
VDD 112
VDD 127
VDD 128
VDD 117
VDD 118

VSS 3
VSS 8
VSS 9
VSS 12
VSS 15
VSS 18
VSS 21
VSS 24
VSS 27
VSS 28
VSS 33
VSS 34
VSS 39
VSS 40
VSS 41
VSS 42
VSS 47
VSS 48
VSS 49
VSS 53
VSS 54
VSS 59
VSS 60
VSS 65
VSS 66
VSS 71
VSS 72
VSS 77
VSS 78
VSS 121
VSS 122
VSS 127
VSS 128
VSS 132
VSS 133
VSS 138
VSS 139
VSS 144
VSS 145
VSS 149
VSS 150
VSS 155
VSS 156
VSS 161
VSS 162
VSS 165
VSS 168
VSS 171
VSS 172
VSS 173
VSS 177
VSS 178
VSS 183
VSS 184
VSS 187
VSS 190
VSS 193
VSS 196

GND 201
GND 202
MH2 GP

DDR2-200P-22-GP-U3
62.10017.A61
2ND = 62.10017.A51
HI 9.2mm




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR SO-DIMM SKT 2			
Size	Document Number	Rev	
Custom	JV50-PU	SB	
Date:	Friday, December 19, 2008	Sheet	17 of 61


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev SB
JV50-PU		
Date: Friday, December 19, 2008	Sheet 18	of 61

LCD/INVERTER/CCD CONN

LCD Pin

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND



CCD Pin

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Core Design

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: LCD CONN
Size: A3 Document Number: JV50-PU Rev: SB
Date: Friday, December 19, 2008 Sheet 19 of 61



LCD/INVERTER/CCD CONN

LCD

SB 2008/12/11
2008/11/04

36 LCD_CB_SEL >>>

36 DBC_EN >>>

LCD_EDID_CLK
LCD_EDID_DAT

BRIGHTNESS_CN
BLON_OUT 1

2008/11/13

DCBATOUT

F1

POLYSW-1D1A24V-GP

69.50007.A31
2ND = 69.50007.A

C5
SC10U05V02Y-GP

LCDVDD

C1
SC10U10V52Y-1GP

LCD1

41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20

LCD TXBCLK+
LCD TXBCLK-
LCD TXBOUT2+
LCD TXBOUT2-
LCD TXBOUT1+
LCD TXBOUT1-
LCD TXBOUT0+
LCD TXBOUT0-
LCD TXAOUT2+
LCD TXAOUT2-
LCD TXAOUT1+
LCD TXAOUT1-
LCD TXAOUT0+
LCD TXAOUT0-

ACES-CONN40C-2-GP
20.F1230.040
2ND = 20.F1096.040

INVERTER

54 LVDS_TXACLK- >>> LVDS_TXACLK-
54 LVDS_TXACLK+ >>> LVDS_TXACLK+
54 LVDS_TXAOUT2- >>> LVDS_TXAOUT2-
54 LVDS_TXAOUT2+ >>> LVDS_TXAOUT2+

54 LVDS_TXAOUT0- >>> LVDS_TXAOUT0-
54 LVDS_TXAOUT0+ >>> LVDS_TXAOUT0+
54 LVDS_TXAOUT1- >>> LVDS_TXAOUT1-
54 LVDS_TXAOUT1+ >>> LVDS_TXAOUT1+

54 LVDS_TXBCLK- >>> LVDS_TXBCLK-
54 LVDS_TXBCLK+ >>> LVDS_TXBCLK+
54 LVDS_TXBOUT2- >>> LVDS_TXBOUT2-
54 LVDS_TXBOUT2+ >>> LVDS_TXBOUT2+

54 LVDS_TXBOUT0- >>> LVDS_TXBOUT0-
54 LVDS_TXBOUT0+ >>> LVDS_TXBOUT0+
54 LVDS_TXBOUT1- >>> LVDS_TXBOUT1-
54 LVDS_TXBOUT1+ >>> LVDS_TXBOUT1+

CCD

2008/10/29

USBPN8_R
USBPP8_R

EC56
SC22P50V2JN-4GP

EC57
SC22P50V2JN-4GP

CCD1

6
5
4
3
2
1

CCD_PWR

12
12

USBPN8
USBPP8

R253
R254

0R2J-2-GP

ACES-COR5-1GP-U

2008/11/10

CCD_PWR

1
2
3

AFTE14P-GP
AFTE14P-GP
AFTE14P-GP

2008/11/07

9 GMCH_LCDVDD_ON >>>

54 LCDVDD_ON >>>

LCDVDD

UMA

R2
UR2J-2-GP

R1
100KR2J-1-GP

C6
SC10U05V02Y-GP

C2
SC10U06V2Z-2GP

U1
G5285T11U-GP
74.05285.07F

EN
GND
OUT
IN#5
IN#4

3D3V_S0

C7
SC4D7U16V52Y-GP

Core Design

BRIGHTNESS_CN
BLON_OUT 1

RN1
SRN33J-8-GP-U

C4
SC10P50V2JN-3GP

C3
SC10P50V2JN-3GP

R3
10KR2J-3-GP

3D3V_M92

3D3V_S0

2008/11/19

54 LCD_EDID_CLK >>>

54 LCD_EDID_DAT >>>

9 CLK_DDC_EDID >>>

9 DAT_DDC_EDID >>>

RN11
SRN4K7J-8-GP

RN2
SRN4K7J-8-GP

RN13
SRN0J-10-GP-U

C856
SC22P50V2KX-3GP

C701
SC22P50V2KX-3GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

LCD CONN

Size A3 Document Number JV50-PU Rev SB

Date: Friday, December 19, 2008 Sheet 19 of 61

LCD/INVERTER/CCD CONN

Inverter Pin

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Core Design



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh,
Taipai Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN**

Size: A3 Document Number: **JV50-PU** Rev: SB

Date: Friday, December 19, 2008 Sheet 19 of 61

<http://hobi-elektronika.net>



LCD/INVERTER/CCD CONN

LCD Pin

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN
JV50-PU

Sheet 19 of 61

[illegible]

LCD/INVERTER/CCD CONN

Inverter Pin

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Core Design:








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh,
Taipai Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN**


Size: A3 Document Number: **JV50-PU** Rev: SB

Date: Friday, December 19, 2008 Sheet 19 of 61


<http://hobi-elektronika.net>



SATA Connector



2008/12/17




<http://hobi-elektronika.net>

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD			
Size	Document Number		Rev
JV50-PU		SB	
Date:	Friday, December 19, 2008	Sheet 22 of 61	

SATA ODD Connector

2008/11/12



2008/12/17



<http://hobi-elektronika.net>


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









Title			ODD
Size	Document Number	Rev	
	JV50-PU	SB	
Date:	Friday, December 19, 2008	Sheet	23 of 61

BLUETOOTH MODULE

1.5A / High Active Voltage 2V



<http://hobi-elektronika.net>





1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



3D3V_LAN_S5

CONN_PWR2
CONN_PWR

EC11 EC60

SC100P50V21N-3GP

SC100P50V21N-3GP


MCT1
MCT2
MCT3
MCT4

RN77
SRN75J-1-GP


C570
SC1KP2KV8KX-GP

偉創資通 Wistron

21F, 88, S
Taipei Hsiao





<http://hobi-elektronika.net>




GAIN SETTING

GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



Internal Speaker

29 SPKR_L- <<<< SPKR_L-
29 SPKR_L+ <<<< SPKR_L+
29 SPKR_R- <<<< SPKR_R-
29 SPKR_R+ <<<< SPKR_R+





AUD_SPDIF_OUT 1 TE14P-GP TP164
5V_SPDIF_S0 1 TE14P-GP TP158
LINEOUT_JD# 1 TE14P-GP TP154
LOUT_R+1 1 TE14P-GP TP163
LOUT_L+1 1 TE14P-GP TP155
MIC_JD# 1 TE14P-GP TP168
AUD_MICIN_R 2 1 TE14P-GP TP166
AUD_MICIN_L 2 1 TE14P-GP TP165


INT_MIC_1 1 TE14P-GP TP4
LINEIN_JD# 1 TE14P-GP TP172
LINE_IN_R_CONN 1 TE14P-GP TP171
LINE_IN_L_CONN 1 AFTE14P-GP TP170

SPKR_L- 1 TE14P-GP TP5
SPKR_L+ 1 TE14P-GP TP6
SPKR_R- 1 TE14P-GP TP18
SPKR_R+ 1 AFTE14P-GP TP19


LINE OUT




LINE IN



MIC IN




INT MIC




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO JACK			Rev
Size	Document Number	JV50-PU	SB
Date:	Friday, December 19, 2008	Sheet	30 of 61


MDC 1.5 CONN



<http://hobi-elektronika.net>




5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CARDREADER- RTS5159	
File Size Date: Friday, December 19, 2008	Document Number JV50-PU Sheet 32 of 61
Rev SB	

<http://hobi-elektronika.net>


<http://hobi-elektronika.net>









Place them Near to Chip




Place them Near to Connector






3.System Sensor, Put Plamrest.



DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree





Place near chip as close as possible

1.For CPU Sensor




BL3#

HW Thermal Throttling





<http://hobi-elektronika.net>


<Core Design>



TOUCH PAD



Finger printer




<http://hobi-elektronika.net>

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch PAD/Finger printer		
Size	Document Number	Rev
A3	JV50-PU	SB
Date:	Friday, December 19, 2008	Sheet 38 of 61


Power Button




Beckup Button






WIRELESS Button




BT/3G Button






Cover Up Switch



T/P lock Button









61


Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(TPS51125)




DCDC 1D2V(RT8202)




DCDC 1D8V(RT8202)




DCDC 1D1V(RT8202)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161



1D5V LDO G9571




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title					Power Block Diagram						
Size	A3	Document Number				JV50-PU				Rev	SB
Date:	Friday, December 19, 2008				Sheet	43	of	61			

Aux Power 3D3V_AUX_S5



Run Power




<http://hobi-elektronika.net>

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RUN AND AUX POWER		
Size	Document Number	Rev
A3	JV50-PU	SB
Date:	Friday, December 19, 2008	Sheet 44 of 61






79.10712.L02
2ND = 79.10712.6JL
3RD = 79.10112.3JL



79.10712.L02
2ND = 79.10712.6JL
3RD = 79.10112.3JL

$$V_{trip}(\text{mV}) = R_{trip}(\text{Kohm}) * 10(\text{uA})$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in}))$$




2008/12/18

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2) / R2$ --> Skip Mode

<http://hobi-elektronika.net>







20080307_Modify by
Brian
ACOUSTIC NIOSE

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51124 1D1V 1D2V		
Size	Document Number	JV50-PU	Rev
A3			SB
Date:	Friday, December 19, 2008	Sheet 47	of 61



[illegible][illegible]

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AD/BATT CONN			
Size	Document Number	Rev	
JV50-PU			SB
Date:	Friday, December 19, 2008	Sheet	51 of 61



<http://hobi-elektronika.net>

Check test point

3D3V_S0	TP233	TPAD14-GP
3D3V_AUX_S5	TP232	TPAD14-GP
3D3V_S5	TP231	TPAD14-GP
5V_S5	TP230	TPAD14-GP
12.36 PM_PWRBTN#	TP229	TPAD14-GP
6.11 CPU_PWRGD	TP228	TPAD14-GP
35.36 SS_ENABLE	TP227	TPAD14-GP
6.11 CPU_LDT_RST#	TP226	TPAD14-GP

Test Point放在Dimm Door打開可量測處

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title			EMI/Spring/Boss		
Size	Document Number				Rev
	JV50-PU				SB
Date:	Friday, December 19, 2008		Sheet	52	of 61

8 PEG_TXP[15..0] << PEG_TXP[15..0]
8 PEG_TXN[15..0] << PEG_TXN[15..0]

8 PEG_RXP[15..0] << PEG_RXP[15..0]
8 PEG_RXN[15..0] << PEG_RXN[15..0]




<http://hobi-elektronika.net>

M92


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title M92 PCIE	
Size A3	Document Number JV50-PU
Date: Friday, December 19, 2008	Sheet 53 of 61
Rev SB	





<http://hobi-elektronika.net>

M92-M2 uses memory group B only





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

JV50-PU

Date:

Friday, December 19, 2008

Rev

SB

Sheet

61

of

61